Formal Verification in VLSI