FPGA design flow in VLSI