Latch-up prevention in VLSI